request from: hawk started at: Tue Mar 25 19:05:42 2025 building SRPM using: cd rpm/packages; nice -n 0 ./builder -nu -nm --nodeps --http --define '_tld_builder 1' -bs -r HEAD tcl.spec 2>&1 builder: SMP make flags are set to -j2 Cloning into 'tcl'... From git://git.pld-linux.org/packages/tcl * [new ref] refs/notes/commits -> refs/notes/commits Already up to date. No conditional flags passed from available: --with : --without: tests threads Available branches: AC-branch RA-branch master --2025-03-25 18:05:43-- http://distfiles.pld-linux.org/by-md5/2/4/245d6b2540db277893f72d91b30e9111/tcl-core8.6.16-src.tar.gz Resolving distfiles.pld-linux.org... 193.239.45.41 Connecting to distfiles.pld-linux.org|193.239.45.41|:80... connected. HTTP request sent, awaiting response... 200 OK Length: 7022932 (6.7M) [application/x-gzip] Saving to: 'tcl-core8.6.16-src.tar.gz' 0K .......... .......... .......... .......... .......... 0% 786K 9s 50K .......... .......... .......... .......... .......... 1% 1.75M 6s 100K .......... .......... .......... .......... .......... 2% 2.66M 5s 150K .......... .......... .......... .......... .......... 2% 3.72M 4s 200K .......... .......... .......... .......... .......... 3% 5.38M 3s 250K .......... .......... .......... .......... .......... 4% 6.06M 3s 300K .......... .......... .......... .......... .......... 5% 8.25M 3s 350K .......... .......... .......... .......... .......... 5% 7.29M 2s 400K .......... .......... .......... .......... .......... 6% 11.2M 2s 450K .......... .......... .......... .......... .......... 7% 10.6M 2s 500K .......... .......... .......... .......... .......... 8% 11.4M 2s 550K .......... .......... .......... .......... .......... 8% 10.5M 2s 600K .......... .......... .......... .......... .......... 9% 17.1M 2s 650K .......... .......... .......... .......... .......... 10% 12.0M 2s 700K .......... .......... .......... .......... .......... 10% 14.8M 1s 750K .......... .......... .......... .......... .......... 11% 11.9M 1s 800K .......... .......... .......... .......... .......... 12% 6.78M 1s 850K .......... .......... .......... .......... .......... 13% 93.1T 1s 900K .......... .......... .......... .......... .......... 13% 246M 1s 950K .......... .......... .......... .......... .......... 14% 20.5M 1s 1000K .......... .......... .......... .......... .......... 15% 54.3M 1s 1050K .......... .......... .......... .......... .......... 16% 12.0M 1s 1100K .......... .......... .......... .......... .......... 16% 6.95M 1s 1150K .......... .......... .......... .......... .......... 17% 12.3M 1s 1200K .......... .......... .......... .......... .......... 18% 234M 1s 1250K .......... .......... .......... .......... .......... 18% 93.1T 1s 1300K .......... .......... .......... .......... .......... 19% 303M 1s 1350K .......... .......... .......... .......... .......... 20% 72.5M 1s 1400K .......... .......... .......... .......... .......... 21% 28.3M 1s 1450K .......... .......... .......... .......... .......... 21% 93.1T 1s 1500K .......... .......... .......... .......... .......... 22% 33.7M 1s 1550K .......... .......... .......... .......... .......... 23% 23.1M 1s 1600K .......... .......... .......... .......... .......... 24% 68.5M 1s 1650K .......... .......... .......... .......... .......... 24% 21.4M 1s 1700K .......... .......... .......... .......... .......... 25% 7.39M 1s 1750K .......... .......... .......... .......... .......... 26% 93.1T 1s 1800K .......... .......... .......... .......... .......... 26% 28.1M 1s 1850K .......... .......... .......... .......... .......... 27% 248M 1s 1900K .......... .......... .......... .......... .......... 28% 93.1T 1s 1950K .......... .......... .......... .......... .......... 29% 4.60M 1s 2000K .......... .......... .......... .......... .......... 29% 251M 1s 2050K .......... .......... .......... .......... .......... 30% 32.9M 1s 2100K .......... .......... .......... .......... .......... 31% 252M 1s 2150K .......... .......... .......... .......... .......... 32% 319M 1s 2200K .......... .......... .......... .......... .......... 32% 291M 0s 2250K .......... .......... .......... .......... .......... 33% 93.1T 0s 2300K .......... .......... .......... .......... .......... 34% 87.3M 0s 2350K .......... .......... .......... .......... .......... 34% 75.2M 0s 2400K .......... .......... .......... .......... .......... 35% 3.75M 0s 2450K .......... .......... .......... .......... .......... 36% 144M 0s 2500K .......... .......... .......... .......... .......... 37% 294M 0s 2550K .......... .......... .......... .......... .......... 37% 93.1T 0s 2600K .......... .......... .......... .......... .......... 38% 286M 0s 2650K .......... .......... .......... .......... .......... 39% 316M 0s 2700K .......... .......... .......... .......... .......... 40% 295M 0s 2750K .......... .......... .......... .......... .......... 40% 93.1T 0s 2800K .......... .......... .......... .......... .......... 41% 299M 0s 2850K .......... .......... .......... .......... .......... 42% 301M 0s 2900K .......... .......... .......... .......... .......... 43% 331M 0s 2950K .......... .......... .......... .......... .......... 43% 324M 0s 3000K .......... .......... .......... .......... .......... 44% 93.1T 0s 3050K .......... .......... .......... .......... .......... 45% 13.3M 0s 3100K .......... .......... .......... .......... .......... 45% 267M 0s 3150K .......... .......... .......... .......... .......... 46% 93.1T 0s 3200K .......... .......... .......... .......... .......... 47% 308M 0s 3250K .......... .......... .......... .......... .......... 48% 307M 0s 3300K .......... .......... .......... .......... .......... 48% 334M 0s 3350K .......... .......... .......... .......... .......... 49% 93.1T 0s 3400K .......... .......... .......... .......... .......... 50% 332M 0s 3450K .......... .......... .......... .......... .......... 51% 324M 0s 3500K .......... .......... .......... .......... .......... 51% 346M 0s 3550K .......... .......... .......... .......... .......... 52% 48.6M 0s 3600K .......... .......... .......... .......... .......... 53% 268M 0s 3650K .......... .......... .......... .......... .......... 53% 93.1T 0s 3700K .......... .......... .......... .......... .......... 54% 295M 0s 3750K .......... .......... .......... .......... .......... 55% 285M 0s 3800K .......... .......... .......... .......... .......... 56% 291M 0s 3850K .......... .......... .......... .......... .......... 56% 93.1T 0s 3900K .......... .......... .......... .......... .......... 57% 298M 0s 3950K .......... .......... .......... .......... .......... 58% 17.6M 0s 4000K .......... .......... .......... .......... .......... 59% 256M 0s 4050K .......... .......... .......... .......... .......... 59% 93.1T 0s 4100K .......... .......... .......... .......... .......... 60% 14.4M 0s 4150K .......... .......... .......... .......... .......... 61% 15.9M 0s 4200K .......... .......... .......... .......... .......... 61% 5.21M 0s 4250K .......... .......... .......... .......... .......... 62% 231M 0s 4300K .......... .......... .......... .......... .......... 63% 93.1T 0s 4350K .......... .......... .......... .......... .......... 64% 297M 0s 4400K .......... .......... .......... .......... .......... 64% 306M 0s 4450K .......... .......... .......... .......... .......... 65% 309M 0s 4500K .......... .......... .......... .......... .......... 66% 23.8M 0s 4550K .......... .......... .......... .......... .......... 67% 93.1T 0s 4600K .......... .......... .......... .......... .......... 67% 7.01M 0s 4650K .......... .......... .......... .......... .......... 68% 229M 0s 4700K .......... .......... .......... .......... .......... 69% 281M 0s 4750K .......... .......... .......... .......... .......... 69% 93.1T 0s 4800K .......... .......... .......... .......... .......... 70% 299M 0s 4850K .......... .......... .......... .......... .......... 71% 316M 0s 4900K .......... .......... .......... .......... .......... 72% 328M 0s 4950K .......... .......... .......... .......... .......... 72% 316M 0s 5000K .......... .......... .......... .......... .......... 73% 93.1T 0s 5050K .......... .......... .......... .......... .......... 74% 285M 0s 5100K .......... .......... .......... .......... .......... 75% 317M 0s 5150K .......... .......... .......... .......... .......... 75% 320M 0s 5200K .......... .......... .......... .......... .......... 76% 335M 0s 5250K .......... .......... .......... .......... .......... 77% 93.1T 0s 5300K .......... .......... .......... .......... .......... 78% 310M 0s 5350K .......... .......... .......... .......... .......... 78% 323M 0s 5400K .......... .......... .......... .......... .......... 79% 235M 0s 5450K .......... .......... .......... .......... .......... 80% 93.1T 0s 5500K .......... .......... .......... .......... .......... 80% 301M 0s 5550K .......... .......... .......... .......... .......... 81% 305M 0s 5600K .......... .......... .......... .......... .......... 82% 314M 0s 5650K .......... .......... .......... .......... .......... 83% 24.9M 0s 5700K .......... .......... .......... .......... .......... 83% 93.1T 0s 5750K .......... .......... .......... .......... .......... 84% 1.67M 0s 5800K .......... .......... .......... .......... .......... 85% 4.53M 0s 5850K .......... .......... .......... .......... .......... 86% 72.7M 0s 5900K .......... .......... .......... .......... .......... 86% 123M 0s 5950K .......... .......... .......... .......... .......... 87% 24.6M 0s 6000K .......... .......... .......... .......... .......... 88% 93.1T 0s 6050K .......... .......... .......... .......... .......... 88% 191M 0s 6100K .......... .......... .......... .......... .......... 89% 324M 0s 6150K .......... .......... .......... .......... .......... 90% 320M 0s 6200K .......... .......... .......... .......... .......... 91% 247M 0s 6250K .......... .......... .......... .......... .......... 91% 93.1T 0s 6300K .......... .......... .......... .......... .......... 92% 290M 0s 6350K .......... .......... .......... .......... .......... 93% 315M 0s 6400K .......... .......... .......... .......... .......... 94% 310M 0s 6450K .......... .......... .......... .......... .......... 94% 93.1T 0s 6500K .......... .......... .......... .......... .......... 95% 293M 0s 6550K .......... .......... .......... .......... .......... 96% 336M 0s 6600K .......... .......... .......... .......... .......... 96% 298M 0s 6650K .......... .......... .......... .......... .......... 97% 260M 0s 6700K .......... .......... .......... .......... .......... 98% 93.1T 0s 6750K .......... .......... .......... .......... .......... 99% 162M 0s 6800K .......... .......... .......... .......... .......... 99% 318M 0s 6850K ........ 100% 15.5T=0.3s 2025-03-25 18:05:44 (19.6 MB/s) - 'tcl-core8.6.16-src.tar.gz' saved [7022932/7022932] --2025-03-25 18:05:44-- http://distfiles.pld-linux.org/by-md5/d/d/dd3370f2b588763758787831a4bf48fc/tcl-pl-man-pages.tar.bz2 Resolving distfiles.pld-linux.org... 193.239.45.41 Connecting to distfiles.pld-linux.org|193.239.45.41|:80... connected. HTTP request sent, awaiting response... 200 OK Length: 11558 (11K) [application/x-bzip2] Saving to: 'tcl-pl-man-pages.tar.bz2' 0K .......... . 100% 59.2M=0s 2025-03-25 18:05:44 (59.2 MB/s) - 'tcl-pl-man-pages.tar.bz2' saved [11558/11558] ./builder[2768]: ulimit: unlimited exceeds allowable coredump(blocks) limit Updating .distbcond Building target platforms: x86_64-linux Building for target x86_64-linux Wrote: /home/users/builder/rpm/SRPMS/tcl-8.6.16-1.src.rpm real 0.52 user 0.36 sys 0.07 exit status 0 Writing package revision builder: SMP make flags are set to -j2 Already up to date. No conditional flags passed from available: --with : --without: tests threads Available branches: AC-branch RA-branch master tcl-core8.6.16-src.tar.gz having proper md5sum already exists tcl-pl-man-pages.tar.bz2 having proper md5sum already exists ./builder[2768]: ulimit: unlimited exceeds allowable coredump(blocks) limit Updating .distbcond Building target platforms: x86_64-linux Building for target x86_64-linux Wrote: /home/users/builder/rpm/SRPMS/tcl-8.6.16-1.src.rpm real 0.51 user 0.38 sys 0.06 Writing git revision for tag tld/tcl-8.6.16-1 error: Macro %_builddir has empty body Begin-TLD-Builder-Info Build-Time: user:3.12s sys:3.77s real:9.58s (faults io:7 non-io:436023) Files queued for ftp: 7045951 tcl-8.6.16-1.src.rpm 182 tcl-8.6.16-1.src.rpm.uploadinfo End-TLD-Builder-Info