request from: hawk started at: Thu Aug 18 12:46:52 2016 building SRPM using: cd rpm/packages; nice -n 0 ./builder -nu -nm --nodeps --http --define '_tld_builder 1' -bs -r HEAD -Tp auto/ti/ -tt tcllib.spec 2>&1 builder: SMP make flags are set to -j2 Cloning into 'tcllib'... d05e682e4e4cbd42a82a3818dc655e5d337423c6 Already on 'master' Your branch is up-to-date with 'origin/master'. Already up-to-date. Available branches: AC-branch master Searching for tag auto/ti/tcllib-1.18-1... Searching for tag auto/ti/tcllib-1_18-1... --2016-08-18 10:46:54-- http://distfiles.pld-linux.org/distfiles/by-md5/e/e/ee374f6915c9465914f2f4366a8157c9/tcllib-1.18.tar.bz2 Resolving distfiles.pld-linux.org (distfiles.pld-linux.org)... 193.239.45.41 Connecting to distfiles.pld-linux.org (distfiles.pld-linux.org)|193.239.45.41|:80... connected. HTTP request sent, awaiting response... 200 OK Length: 7641997 (7.3M) [application/x-bzip2] Saving to: 'tcllib-1.18.tar.bz2' 0K .......... .......... .......... .......... .......... 0% 905K 8s 50K .......... .......... .......... .......... .......... 1% 942K 8s 100K .......... .......... .......... .......... .......... 2% 11.7M 5s 150K .......... .......... .......... .......... .......... 2% 1.82M 5s 200K .......... .......... .......... .......... .......... 3% 1.98M 5s 250K .......... .......... .......... .......... .......... 4% 10.8M 4s 300K .......... .......... .......... .......... .......... 4% 2.15M 4s 350K .......... .......... .......... .......... .......... 5% 10.9M 3s 400K .......... .......... .......... .......... .......... 6% 2.36M 3s 450K .......... .......... .......... .......... .......... 6% 11.5M 3s 500K .......... .......... .......... .......... .......... 7% 10.8M 3s 550K .......... .......... .......... .......... .......... 8% 11.5M 3s 600K .......... .......... .......... .......... .......... 8% 3.31M 3s 650K .......... .......... .......... .......... .......... 9% 11.5M 2s 700K .......... .......... .......... .......... .......... 10% 10.9M 2s 750K .......... .......... .......... .......... .......... 10% 11.5M 2s 800K .......... .......... .......... .......... .......... 11% 10.8M 2s 850K .......... .......... .......... .......... .......... 12% 5.28M 2s 900K .......... .......... .......... .......... .......... 12% 11.5M 2s 950K .......... .......... .......... .......... .......... 13% 10.8M 2s 1000K .......... .......... .......... .......... .......... 14% 11.6M 2s 1050K .......... .......... .......... .......... .......... 14% 10.9M 2s 1100K .......... .......... .......... .......... .......... 15% 11.5M 2s 1150K .......... .......... .......... .......... .......... 16% 11.4M 2s 1200K .......... .......... .......... .......... .......... 16% 7.62M 2s 1250K .......... .......... .......... .......... .......... 17% 9.16M 1s 1300K .......... .......... .......... .......... .......... 18% 10.9M 1s 1350K .......... .......... .......... .......... .......... 18% 11.5M 1s 1400K .......... .......... .......... .......... .......... 19% 10.9M 1s 1450K .......... .......... .......... .......... .......... 20% 11.5M 1s 1500K .......... .......... .......... .......... .......... 20% 10.9M 1s 1550K .......... .......... .......... .......... .......... 21% 11.5M 1s 1600K .......... .......... .......... .......... .......... 22% 10.9M 1s 1650K .......... .......... .......... .......... .......... 22% 9.35M 1s 1700K .......... .......... .......... .......... .......... 23% 11.4M 1s 1750K .......... .......... .......... .......... .......... 24% 10.9M 1s 1800K .......... .......... .......... .......... .......... 24% 9.58M 1s 1850K .......... .......... .......... .......... .......... 25% 14.2M 1s 1900K .......... .......... .......... .......... .......... 26% 11.0M 1s 1950K .......... .......... .......... .......... .......... 26% 11.5M 1s 2000K .......... .......... .......... .......... .......... 27% 11.4M 1s 2050K .......... .......... .......... .......... .......... 28% 10.9M 1s 2100K .......... .......... .......... .......... .......... 28% 10.8M 1s 2150K .......... .......... .......... .......... .......... 29% 11.6M 1s 2200K .......... .......... .......... .......... .......... 30% 10.8M 1s 2250K .......... .......... .......... .......... .......... 30% 11.5M 1s 2300K .......... .......... .......... .......... .......... 31% 11.4M 1s 2350K .......... .......... .......... .......... .......... 32% 10.9M 1s 2400K .......... .......... .......... .......... .......... 32% 11.5M 1s 2450K .......... .......... .......... .......... .......... 33% 10.8M 1s 2500K .......... .......... .......... .......... .......... 34% 11.5M 1s 2550K .......... .......... .......... .......... .......... 34% 11.5M 1s 2600K .......... .......... .......... .......... .......... 35% 10.8M 1s 2650K .......... .......... .......... .......... .......... 36% 11.5M 1s 2700K .......... .......... .......... .......... .......... 36% 11.5M 1s 2750K .......... .......... .......... .......... .......... 37% 10.9M 1s 2800K .......... .......... .......... .......... .......... 38% 11.5M 1s 2850K .......... .......... .......... .......... .......... 38% 10.8M 1s 2900K .......... .......... .......... .......... .......... 39% 11.5M 1s 2950K .......... .......... .......... .......... .......... 40% 11.5M 1s 3000K .......... .......... .......... .......... .......... 40% 10.9M 1s 3050K .......... .......... .......... .......... .......... 41% 11.5M 1s 3100K .......... .......... .......... .......... .......... 42% 10.9M 1s 3150K .......... .......... .......... .......... .......... 42% 11.5M 1s 3200K .......... .......... .......... .......... .......... 43% 10.9M 1s 3250K .......... .......... .......... .......... .......... 44% 11.5M 1s 3300K .......... .......... .......... .......... .......... 44% 10.8M 1s 3350K .......... .......... .......... .......... .......... 45% 11.5M 1s 3400K .......... .......... .......... .......... .......... 46% 11.5M 1s 3450K .......... .......... .......... .......... .......... 46% 10.9M 1s 3500K .......... .......... .......... .......... .......... 47% 11.5M 1s 3550K .......... .......... .......... .......... .......... 48% 10.8M 1s 3600K .......... .......... .......... .......... .......... 48% 11.5M 1s 3650K .......... .......... .......... .......... .......... 49% 11.5M 1s 3700K .......... .......... .......... .......... .......... 50% 10.8M 1s 3750K .......... .......... .......... .......... .......... 50% 11.5M 1s 3800K .......... .......... .......... .......... .......... 51% 11.5M 0s 3850K .......... .......... .......... .......... .......... 52% 10.8M 0s 3900K .......... .......... .......... .......... .......... 52% 11.6M 0s 3950K .......... .......... .......... .......... .......... 53% 10.8M 0s 4000K .......... .......... .......... .......... .......... 54% 11.5M 0s 4050K .......... .......... .......... .......... .......... 54% 10.8M 0s 4100K .......... .......... .......... .......... .......... 55% 11.5M 0s 4150K .......... .......... .......... .......... .......... 56% 10.8M 0s 4200K .......... .......... .......... .......... .......... 56% 11.6M 0s 4250K .......... .......... .......... .......... .......... 57% 11.5M 0s 4300K .......... .......... .......... .......... .......... 58% 10.8M 0s 4350K .......... .......... .......... .......... .......... 58% 11.5M 0s 4400K .......... .......... .......... .......... .......... 59% 10.8M 0s 4450K .......... .......... .......... .......... .......... 60% 11.6M 0s 4500K .......... .......... .......... .......... .......... 60% 11.5M 0s 4550K .......... .......... .......... .......... .......... 61% 10.8M 0s 4600K .......... .......... .......... .......... .......... 62% 11.5M 0s 4650K .......... .......... .......... .......... .......... 62% 11.5M 0s 4700K .......... .......... .......... .......... .......... 63% 10.9M 0s 4750K .......... .......... .......... .......... .......... 64% 11.5M 0s 4800K .......... .......... .......... .......... .......... 64% 10.9M 0s 4850K .......... .......... .......... .......... .......... 65% 11.4M 0s 4900K .......... .......... .......... .......... .......... 66% 10.8M 0s 4950K .......... .......... .......... .......... .......... 66% 11.6M 0s 5000K .......... .......... .......... .......... .......... 67% 10.9M 0s 5050K .......... .......... .......... .......... .......... 68% 11.5M 0s 5100K .......... .......... .......... .......... .......... 69% 11.5M 0s 5150K .......... .......... .......... .......... .......... 69% 10.8M 0s 5200K .......... .......... .......... .......... .......... 70% 11.6M 0s 5250K .......... .......... .......... .......... .......... 71% 10.9M 0s 5300K .......... .......... .......... .......... .......... 71% 11.5M 0s 5350K .......... .......... .......... .......... .......... 72% 11.5M 0s 5400K .......... .......... .......... .......... .......... 73% 10.8M 0s 5450K .......... .......... .......... .......... .......... 73% 11.6M 0s 5500K .......... .......... .......... .......... .......... 74% 10.9M 0s 5550K .......... .......... .......... .......... .......... 75% 11.4M 0s 5600K .......... .......... .......... .......... .......... 75% 11.5M 0s 5650K .......... .......... .......... .......... .......... 76% 10.8M 0s 5700K .......... .......... .......... .......... .......... 77% 11.6M 0s 5750K .......... .......... .......... .......... .......... 77% 11.5M 0s 5800K .......... .......... .......... .......... .......... 78% 10.8M 0s 5850K .......... .......... .......... .......... .......... 79% 11.5M 0s 5900K .......... .......... .......... .......... .......... 79% 916K 0s 5950K .......... .......... .......... .......... .......... 80% 49.8M 0s 6000K .......... .......... .......... .......... .......... 81% 8.28M 0s 6050K .......... .......... .......... .......... .......... 81% 61.4M 0s 6100K .......... .......... .......... .......... .......... 82% 45.4M 0s 6150K .......... .......... .......... .......... .......... 83% 58.8M 0s 6200K .......... .......... .......... .......... .......... 83% 6.12M 0s 6250K .......... .......... .......... .......... .......... 84% 13.5M 0s 6300K .......... .......... .......... .......... .......... 85% 53.4M 0s 6350K .......... .......... .......... .......... .......... 85% 14.2M 0s 6400K .......... .......... .......... .......... .......... 86% 14.6M 0s 6450K .......... .......... .......... .......... .......... 87% 9.56M 0s 6500K .......... .......... .......... .......... .......... 87% 54.0M 0s 6550K .......... .......... .......... .......... .......... 88% 54.9M 0s 6600K .......... .......... .......... .......... .......... 89% 63.6M 0s 6650K .......... .......... .......... .......... .......... 89% 48.6M 0s 6700K .......... .......... .......... .......... .......... 90% 53.8M 0s 6750K .......... .......... .......... .......... .......... 91% 62.8M 0s 6800K .......... .......... .......... .......... .......... 91% 49.9M 0s 6850K .......... .......... .......... .......... .......... 92% 52.3M 0s 6900K .......... .......... .......... .......... .......... 93% 59.1M 0s 6950K .......... .......... .......... .......... .......... 93% 53.7M 0s 7000K .......... .......... .......... .......... .......... 94% 17.7M 0s 7050K .......... .......... .......... .......... .......... 95% 11.5M 0s 7100K .......... .......... .......... .......... .......... 95% 10.9M 0s 7150K .......... .......... .......... .......... .......... 96% 11.5M 0s 7200K .......... .......... .......... .......... .......... 97% 10.9M 0s 7250K .......... .......... .......... .......... .......... 97% 11.5M 0s 7300K .......... .......... .......... .......... .......... 98% 11.5M 0s 7350K .......... .......... .......... .......... .......... 99% 10.8M 0s 7400K .......... .......... .......... .......... .......... 99% 11.5M 0s 7450K .......... .. 100% 12.7M=0.8s 2016-08-18 10:46:55 (8.62 MB/s) - 'tcllib-1.18.tar.bz2' saved [7641997/7641997] Building target platforms: i686-linux Wrote: /home/users/builder/rpm/SRPMS/tcllib-1.18-1.src.rpm exit status 0 Tagging with prefix: auto/ti/ Already on 'master' Writing git revision for tag auto/ti/tcllib-1.18-1 error: Macro %_builddir has empty body error: Macro %_builddir has empty body Executing(--clean): env -i TMP=/home/users/builder/tmp HOME=/home/users/builder PATH=/bin:/usr/bin:/usr/sbin:/sbin:/usr/X11R6/bin TMPDIR=/home/users/builder/tmp /bin/sh -e /home/users/builder/tmp/rpm-tmp.44827 + umask 022 + cd /home/users/builder/rpm/BUILD + rm -rf tcllib-1.18 Begin-TLD-Builder-Info Build-Time: user:3.84s sys:1.43s real:7.41s (faults io:46 non-io:89888) Files queued for ftp: 7643853 tcllib-1.18-1.src.rpm 183 tcllib-1.18-1.src.rpm.uploadinfo End-TLD-Builder-Info