request from: hawk started at: Fri Feb 25 13:53:46 2022 building SRPM using: cd rpm/packages; nice -n 0 ./builder -nu -nm --nodeps --http --define '_tld_builder 1' -bs -r HEAD tcl.spec 2>&1 builder: SMP make flags are set to -j2 Cloning into 'tcl'... From git://git.pld-linux.org/packages/tcl * [new ref] refs/notes/commits -> refs/notes/commits Already up to date. No conditional flags passed from available: --with : --without: tests threads Available branches: AC-branch RA-branch master --2022-02-25 12:53:47-- http://distfiles.pld-linux.org/by-md5/0/8/0802e5c9e8936fc9b0c69a8da4cedfe2/tcl-core8.6.12-src.tar.gz Resolving distfiles.pld-linux.org... 193.239.45.41 Connecting to distfiles.pld-linux.org|193.239.45.41|:80... connected. HTTP request sent, awaiting response... 200 OK Length: 6064625 (5.8M) [application/x-gzip] Saving to: 'tcl-core8.6.12-src.tar.gz' 0K .......... .......... .......... .......... .......... 0% 811K 7s 50K .......... .......... .......... .......... .......... 1% 1.57M 5s 100K .......... .......... .......... .......... .......... 2% 27.3M 4s 150K .......... .......... .......... .......... .......... 3% 1.67M 4s 200K .......... .......... .......... .......... .......... 4% 24.9M 3s 250K .......... .......... .......... .......... .......... 5% 1.68M 3s 300K .......... .......... .......... .......... .......... 5% 26.2M 2s 350K .......... .......... .......... .......... .......... 6% 1.68M 3s 400K .......... .......... .......... .......... .......... 7% 26.7M 2s 450K .......... .......... .......... .......... .......... 8% 1.67M 2s 500K .......... .......... .......... .......... .......... 9% 39.5M 2s 550K .......... .......... .......... .......... .......... 10% 1.62M 2s 600K .......... .......... .......... .......... .......... 10% 23.7M 2s 650K .......... .......... .......... .......... .......... 11% 1.70M 2s 700K .......... .......... .......... .......... .......... 12% 32.4M 2s 750K .......... .......... .......... .......... .......... 13% 26.3M 2s 800K .......... .......... .......... .......... .......... 14% 1.73M 2s 850K .......... .......... .......... .......... .......... 15% 22.4M 2s 900K .......... .......... .......... .......... .......... 16% 1.72M 2s 950K .......... .......... .......... .......... .......... 16% 45.6M 2s 1000K .......... .......... .......... .......... .......... 17% 25.0M 2s 1050K .......... .......... .......... .......... .......... 18% 1.73M 2s 1100K .......... .......... .......... .......... .......... 19% 25.9M 2s 1150K .......... .......... .......... .......... .......... 20% 32.1M 1s 1200K .......... .......... .......... .......... .......... 21% 1.76M 2s 1250K .......... .......... .......... .......... .......... 21% 24.2M 1s 1300K .......... .......... .......... .......... .......... 22% 37.2M 1s 1350K .......... .......... .......... .......... .......... 23% 1.75M 1s 1400K .......... .......... .......... .......... .......... 24% 30.0M 1s 1450K .......... .......... .......... .......... .......... 25% 31.9M 1s 1500K .......... .......... .......... .......... .......... 26% 1.76M 1s 1550K .......... .......... .......... .......... .......... 27% 30.5M 1s 1600K .......... .......... .......... .......... .......... 27% 30.6M 1s 1650K .......... .......... .......... .......... .......... 28% 1.76M 1s 1700K .......... .......... .......... .......... .......... 29% 36.5M 1s 1750K .......... .......... .......... .......... .......... 30% 33.2M 1s 1800K .......... .......... .......... .......... .......... 31% 1.74M 1s 1850K .......... .......... .......... .......... .......... 32% 41.6M 1s 1900K .......... .......... .......... .......... .......... 32% 37.7M 1s 1950K .......... .......... .......... .......... .......... 33% 1.72M 1s 2000K .......... .......... .......... .......... .......... 34% 62.1M 1s 2050K .......... .......... .......... .......... .......... 35% 39.5M 1s 2100K .......... .......... .......... .......... .......... 36% 44.2M 1s 2150K .......... .......... .......... .......... .......... 37% 1.73M 1s 2200K .......... .......... .......... .......... .......... 37% 51.7M 1s 2250K .......... .......... .......... .......... .......... 38% 44.1M 1s 2300K .......... .......... .......... .......... .......... 39% 44.1M 1s 2350K .......... .......... .......... .......... .......... 40% 1.75M 1s 2400K .......... .......... .......... .......... .......... 41% 54.9M 1s 2450K .......... .......... .......... .......... .......... 42% 37.7M 1s 2500K .......... .......... .......... .......... .......... 43% 37.6M 1s 2550K .......... .......... .......... .......... .......... 43% 1.79M 1s 2600K .......... .......... .......... .......... .......... 44% 50.3M 1s 2650K .......... .......... .......... .......... .......... 45% 35.7M 1s 2700K .......... .......... .......... .......... .......... 46% 45.1M 1s 2750K .......... .......... .......... .......... .......... 47% 1.75M 1s 2800K .......... .......... .......... .......... .......... 48% 81.6M 1s 2850K .......... .......... .......... .......... .......... 48% 38.4M 1s 2900K .......... .......... .......... .......... .......... 49% 45.9M 1s 2950K .......... .......... .......... .......... .......... 50% 1.77M 1s 3000K .......... .......... .......... .......... .......... 51% 43.9M 1s 3050K .......... .......... .......... .......... .......... 52% 58.4M 1s 3100K .......... .......... .......... .......... .......... 53% 50.7M 1s 3150K .......... .......... .......... .......... .......... 54% 38.4M 1s 3200K .......... .......... .......... .......... .......... 54% 1.77M 1s 3250K .......... .......... .......... .......... .......... 55% 43.2M 1s 3300K .......... .......... .......... .......... .......... 56% 104M 1s 3350K .......... .......... .......... .......... .......... 57% 51.0M 1s 3400K .......... .......... .......... .......... .......... 58% 37.5M 1s 3450K .......... .......... .......... .......... .......... 59% 1.80M 1s 3500K .......... .......... .......... .......... .......... 59% 40.6M 1s 3550K .......... .......... .......... .......... .......... 60% 65.9M 1s 3600K .......... .......... .......... .......... .......... 61% 72.4M 0s 3650K .......... .......... .......... .......... .......... 62% 38.1M 0s 3700K .......... .......... .......... .......... .......... 63% 1.78M 0s 3750K .......... .......... .......... .......... .......... 64% 54.0M 0s 3800K .......... .......... .......... .......... .......... 65% 81.2M 0s 3850K .......... .......... .......... .......... .......... 65% 69.8M 0s 3900K .......... .......... .......... .......... .......... 66% 38.7M 0s 3950K .......... .......... .......... .......... .......... 67% 1.83M 0s 4000K .......... .......... .......... .......... .......... 68% 32.5M 0s 4050K .......... .......... .......... .......... .......... 69% 72.3M 0s 4100K .......... .......... .......... .......... .......... 70% 68.9M 0s 4150K .......... .......... .......... .......... .......... 70% 47.1M 0s 4200K .......... .......... .......... .......... .......... 71% 1.82M 0s 4250K .......... .......... .......... .......... .......... 72% 30.9M 0s 4300K .......... .......... .......... .......... .......... 73% 62.5M 0s 4350K .......... .......... .......... .......... .......... 74% 75.5M 0s 4400K .......... .......... .......... .......... .......... 75% 42.1M 0s 4450K .......... .......... .......... .......... .......... 75% 1.82M 0s 4500K .......... .......... .......... .......... .......... 76% 31.8M 0s 4550K .......... .......... .......... .......... .......... 77% 62.7M 0s 4600K .......... .......... .......... .......... .......... 78% 65.8M 0s 4650K .......... .......... .......... .......... .......... 79% 44.8M 0s 4700K .......... .......... .......... .......... .......... 80% 1.82M 0s 4750K .......... .......... .......... .......... .......... 81% 30.7M 0s 4800K .......... .......... .......... .......... .......... 81% 71.0M 0s 4850K .......... .......... .......... .......... .......... 82% 67.4M 0s 4900K .......... .......... .......... .......... .......... 83% 47.9M 0s 4950K .......... .......... .......... .......... .......... 84% 1.81M 0s 5000K .......... .......... .......... .......... .......... 85% 41.7M 0s 5050K .......... .......... .......... .......... .......... 86% 51.0M 0s 5100K .......... .......... .......... .......... .......... 86% 59.6M 0s 5150K .......... .......... .......... .......... .......... 87% 47.1M 0s 5200K .......... .......... .......... .......... .......... 88% 70.3M 0s 5250K .......... .......... .......... .......... .......... 89% 1.79M 0s 5300K .......... .......... .......... .......... .......... 90% 48.5M 0s 5350K .......... .......... .......... .......... .......... 91% 68.4M 0s 5400K .......... .......... .......... .......... .......... 92% 50.3M 0s 5450K .......... .......... .......... .......... .......... 92% 52.1M 0s 5500K .......... .......... .......... .......... .......... 93% 1.80M 0s 5550K .......... .......... .......... .......... .......... 94% 44.8M 0s 5600K .......... .......... .......... .......... .......... 95% 55.2M 0s 5650K .......... .......... .......... .......... .......... 96% 53.2M 0s 5700K .......... .......... .......... .......... .......... 97% 52.1M 0s 5750K .......... .......... .......... .......... .......... 97% 1.81M 0s 5800K .......... .......... .......... .......... .......... 98% 43.4M 0s 5850K .......... .......... .......... .......... .......... 99% 60.8M 0s 5900K .......... .......... .. 100% 57.6M=1.1s 2022-02-25 12:53:48 (5.47 MB/s) - 'tcl-core8.6.12-src.tar.gz' saved [6064625/6064625] --2022-02-25 12:53:48-- http://distfiles.pld-linux.org/by-md5/d/d/dd3370f2b588763758787831a4bf48fc/tcl-pl-man-pages.tar.bz2 Resolving distfiles.pld-linux.org... 193.239.45.41 Connecting to distfiles.pld-linux.org|193.239.45.41|:80... connected. HTTP request sent, awaiting response... 200 OK Length: 11558 (11K) [application/x-bzip2] Saving to: 'tcl-pl-man-pages.tar.bz2' 0K .......... . 100% 162M=0s 2022-02-25 12:53:48 (162 MB/s) - 'tcl-pl-man-pages.tar.bz2' saved [11558/11558] ./builder[2756]: ulimit: exceeds allowable limit Building target platforms: i686-linux Building for target i686-linux Wrote: /home/users/builder/rpm/SRPMS/tcl-8.6.12-2.src.rpm real 0.44 user 0.41 sys 0.02 exit status 0 Writing package revision builder: SMP make flags are set to -j2 Already up to date. No conditional flags passed from available: --with : --without: tests threads Available branches: AC-branch RA-branch master tcl-core8.6.12-src.tar.gz having proper md5sum already exists tcl-pl-man-pages.tar.bz2 having proper md5sum already exists ./builder[2756]: ulimit: exceeds allowable limit Building target platforms: i686-linux Building for target i686-linux Wrote: /home/users/builder/rpm/SRPMS/tcl-8.6.12-2.src.rpm real 0.46 user 0.42 sys 0.03 Writing git revision for tag tld/tcl-8.6.12-2 error: Macro %_builddir has empty body Begin-TLD-Builder-Info Build-Time: user:2.70s sys:1.88s real:6.01s (faults io:0 non-io:311992) Files queued for ftp: 6070414 tcl-8.6.12-2.src.rpm 182 tcl-8.6.12-2.src.rpm.uploadinfo End-TLD-Builder-Info